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Abstract—This paper describes a novel dynamic flip-flop (FF)
circuit that can operate 30% faster than conventional clocked
inverter-type FF’s. A new wideband clock buffer is introduced to
cover the FF operation range. An 8- to 24-Gb/s decision circuit
and a 9- to 26-GHz 1/2 frequency divider were developed utilizing
production-level 0.2-m GaAs MESFET technology.
Index Terms— Flip-flop, MESFET integrated circuit, optical
fiber communication.
I. INTRODUCTION
EMERGING lightwave communications technologies areabout to bring 10-Gb/s systems into commercial use [1].
There is an urgent need to provide 20-Gb/s front-end IC’s as
commercial products in order to develop the next generation
of optical fiber links [2]. Improvement of the speed of the flip-
flop (FF) circuit is the key to obtaining faster decision circuit,
demultiplexer, and frequency divider IC’s.
Up to now, 40-Gb/s delayed flip-flops (D-FF’s) with GaAs
HBT’s [3] and 25-Gb/s D-FF’s with Si bipolars [4] have been
developed. Considering the relationship between the D-FF
bit rate and a transistor’s (current-gain-cut-off frequency)
and (unilateral-gain-cut-off frequency), a conventional
master-slave D-FF can operate at speeds (Gb/s) of one-fourth
to one-fifth the transistor (GHz) for FET devices and
one-third to one-fourth the transistor (GHz) for bipolar
devices [5], [6]. This means that conventional circuits with
FET’s need 100-GHz transistors for 20-Gb/s operation and
200-GHz transistors for 40-Gb/s operation. In reality, however,
the situation is much more serious. This is because the FF
speed is not proportional to the transistor at such high
speeds because of interconnection parasitics [7] and , gate-
to-drain capacitance. As a matter of fact, does not scale
down with the gate length, and circuits are extremely sensitive
to it [6]. Therefore, circuit innovations are needed to make
further speed improvements.
A dynamic circuit configuration can provide faster operation
than a static one. So far, the clocked-inverter-type FF is
thought to be the fastest one [8]. Several approaches to
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Fig. 1. Circuit diagram of the super-dynamic D-FF.
improve the FF speed have been proposed [8]–[11], those
of which introduce dynamic or quasi-dynamic circuitry. Their
speed approaches that of the clocked-inverter FF, but does not
exceed it.
This paper describes a new dynamic flip flop that can
improve the operating speed by 30% over the fastest dynamic
FF. The FF is called hereafter a super-dynamic FF. Section II
describes its circuit configuration and operation principle. In
Section III, we discuss how the clock input level affects
the retiming performance and present a new wideband clock
buffer. Section IV describes the circuit design for the decision
and frequency divider IC’s that employ production-level GaAs
MESFET’s. The speed performance of fabricated chips is
shown in Section V.
II. SUPER-DYNAMIC FLIP-FLOP CIRCUIT
The circuit block diagram of the D-type super-dynamic FF
is shown in Fig. 1. It is based on the high-speed latching op-
eration (HLO) D-FF [8] for GaAs low-power source-coupled
FET logic (LSCFL). Its circuit features are: 1) a series-gate
connection to separate the current path of the reading and
latching circuits; 2) a smaller latching current than
the reading current ; and 3) a source-coupled negative
feedback pair (SCNFP) inserted in the first-level latching
differential pair in a cascode manner. The first two features
coincide with the HLO D-FF, but the last feature makes the
circuit operation completely different from the HLO D-FF.
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Fig. 2. Output waveform of the super-dynamic D-FF. To show the circuit
operation principle, clock rate is set low enough (miss-operating region).
The operating waveforms at a very low speed are schemat-
ically shown in Fig. 2. Due to the negative feedback of the
SCNFP, the complementary output levels are instantaneously
forced to equalize at the middle of the logic swing at ev-
ery transition between the latching and reading operations.
Remember that the logic swing is smaller during the latch-
ing period than during the reading period. As a result, the
equilibrium state is also different. This preserves the input
data information for just a short time at every transition
between reading and latching. This makes the FF operate
dynamically. The SCNFP’s drastically reduce the effective
logic swing from to without
any degradation of the signal transition slew rate, where
is the load resistance. In this figure, the original logic levels
are shown by the dashed lines (designated as “Hi” and “Lo”).
This is the key to increasing the FF speed performance. This
FF operates normally at higher bit rates where the equilibrium
state vanishes.
Fig. 3 shows simulated D-FF speed versus gate width
ratio (corresponding to ). For the
simulation, the normal operation was judged under the fol-
lowing conditions: 1) the output voltage swing is larger
than 750 mV and 2) the phase margin is larger than 150 .
The transistor parameters used are for the production-level
0.2- m gate-length GaAs MESFET process SAINT150 [12].
The typical cutoff frequency for the FET was 55 GHz and
the transconductance was 380 mS/mm. was fixed at
50 m, and was optimized for each FF. Curve B shows the
route of conventional FF’s from the completely static (master
slave) FF to the dynamic (clocked inverter) FF. The super
dynamic FF (curve A) can increase the operating speed range
by about 30% over that of the clocked inverter FF and by 100%
over that of the master-slave FF when the gate-width ratio is
set at 0.4 (dotted on curve A). HSPICE simulation suggests
that the maximum operating bit rate of the super-dynamic
D-FF exceeds one half of the FETs’ .
Fig. 4 shows the simulated FF speed versus the load resis-
tance when the is set at 50 m. The parameter
is . The circuit has a wide tolerance for . When
the is set at 20 m, a wide operation range from
11 1 Gb/s to 29.5 0.5 Gb/s can be obtained for a large
variation in from 200 to 300 .
Fig. 5 shows the schematic of a super-dynamic T-FF. The
SCNFP is introduced only in the master latching circuit so as
Fig. 3. Simulated D-FF speed versus gate-width ratio Wglatch=Wgread.
Fmax: maximum operating bit rate; Fmin: minimum operating bit rate.
Fig. 4. Simulated super-dynamic-D-FF speed versus load resistance RL.
Wgread is set at 50 m.
Fig. 5. Circuit diagram of the super-dynamic T-FF.
to obtain sufficient voltage swing at the feedback data input
nodes.
III. WIDEBAND SCFL CLOCK BUFFER
As the core FF speed increases, the bandwidth of a con-
ventional SCFL clock buffer can no longer cover the FF
operating range. This causes not only a limit on circuit speed
performance, but also serious degradation in the retiming
capability of D-FF’s. Let us consider the retiming performance
of the flip-flop circuit. We assume that the circuit takes a
single-ended input interface, has buffer cells for the clock and
data input, and also that the buffer is configured with a normal
SCFL differential gate as is generally done.
In order to assess the retiming performance, we introduced
the term “output phase deviation,” which is measured by
changing the input data timing by plus or minus 75 from
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Fig. 6. Simulated output phase deviation for various FF’s.
Fig. 7. A new wideband SCFL clock buffer.
the optimum timing while keeping the clock input timing
constant. In an ideal case, there is no change in the output
timing, so there is zero deviation. Fig. 6 shows the simulation
results for various types of FF’s. Even though the operating
bit rate is greater in the super-dynamic FF’s, the retiming
performance degrades uniformly with the bit rate. This is
because the bandwidth of a conventional clock buffer can no
longer cover the FF operating range. This not only puts a
limit on circuit speed, but also causes serious degradation of
the retiming performance.
To enhance the clock buffer bandwidth, a two-stage
inductor-peaking differential buffer was designed. The circuit
diagram is shown in Fig. 7. A capacitively coupled resistive
divider was introduced as a low-loss, passive RF level
shifter instead of the source-follower. This is because source-
followers are a major cause of loss, which is due to relatively
large drain conductance . DC analysis gives the transfer
loss by approximately , where is the
transconductance. This is very different from the emitter-
follower in bipolar transistors.
Fig. 8 shows the gain-bandwidth characteristics of the new
buffer in comparison with the conventional buffer [curve (b)].
The circuit parameters are the same as shown in Fig. 7. The
gain drop with frequency is drastically improved by replacing
the source-follower with the passive level shifter [curve (c)].
Curve (a) is the result for the addition of inductor peaking,
which enhances the gain by more than 2 dB in the wide
frequency range from 7 to 28 GHz, resulting in a small-signal
3 dB-gain bandwidth of 3 to 24 GHz. The new buffer doubles
Fig. 8. Simulated gain-bandwidth characteristics of (a) the inductor peaking
SCFL buffer with passive level shifters, (b) a conventional SCFL buffer with
source followers, and (c) a normal SCFL buffer with passive level shifters.
the upper cutoff frequency, which is wide enough to cover the
FF operating region.
IV. EXPERIMENTS
A. Circuit Design
A super-dynamic decision circuit and a 1/2 frequency di-
vider were designed using the SAINT150 process [12] at NTT
Electronics Technology. The gate length is 0.2 m. The buried
p layer effectively suppresses short channel effects. The FET
is an EFET with a threshold voltage of 0 V. and are
55 GHz and 65 GHz, respectively. The transconductance is
400 mS/mm. The circuit block diagrams are shown in Fig. 9.
Both IC’s have single-ended SCFL input and complementary
SCFL output interfaces. The power supply voltage is
4.5 V. The gate-width ratio was set at 0.4 for the decision
and 0.2 for the divider. The simulated maximum operating
speed was 28 Gb/s for the decision and 27 GHz for the divider.
The core FF circuit dissipated 270 mW. The total power
dissipation was 1800 mW for the decision and 1450 mW for
the divider. A photo of each die is shown in Fig. 10.
The inductors for peaking were designed with first and
second metal layers in a spiral structure. The equivalent circuit
for the inductor incorporating interconnection parasitics is
shown in Fig. 11. The circuit parameters were extracted in
the following manner using an electromagnetic field simulator
EM and a microwave circuit simulator MDS. First, the
parameters of the inductor were obtained using EM. Second,
the circuit parameters were determined by fitting the circuit
parameters to the inductor parameters using MDS. The
simulated results indicate that the spiral inductor can act as
a sufficiently inductive element in the frequency range up
to 30 GHz. The blocking capacitors were designed with the
first and second metal layer in a metal-insulator-metal (MIM)
structure.
In order to evaluate the circuit speed improvement quanti-
tatively, several types of conventional circuits were fabricated
on the same wafer.
B. Performances
The fabricated chips were measured on a wafer. A comple-
mentary pair of the pseudorandom bit stream (PRBS)
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(a)
(b)
Fig. 9. Circuit block diagram of (a) the super-dynamic decision IC and (b) the 1/2 frequency divider. SF: source follower.
(a) (b)
Fig. 10. Microphoto of (a) the super-dynamic decision IC and (b) the 1/2 frequency divider IC. The chip size is 2  2 mm.
Fig. 11. Equivalent circuit for the spiral inductor incorporating interconnec-
tion parasitics.
data up to 12.5 Gb/s was generated from a pulse pattern
generator. This was duplexed, delaying appropriately against
each other, by using a GaAs MESFET multiplexer unit [13].
The obtained data stream up to 25 Gb/s was input to the
decision IC and was intentionally distorted to produce large
jitter. Fig. 12 shows an excellent retiming performance of the
decision IC at 20 and 24 Gb/s. For 20 Gb/s, a waveform of
another super-dynamic decision IC with a conventional clock
buffer is also shown for comparison. The equivalent input
phase deviation was 87 for 20 Gb/s and 45 for 24 Gb/s.
The output shows clear eye openings with excellent retiming
performance at 20 Gb/s. Widening the clock buffer bandwidth
successfully improved the retiming performance. The output
eyes are still very open even at 24 Gb/s. Error-free operation
(bit error rate was less than 10 ) was confirmed at bit rates
from 8 to 25 Gb/s. Fig. 13 is another waveform measured at
20 Gb/s. In this case, the voltage swing of the input data was
reduced to 150 mV which is the height inside an eye. We also
obtained error-free operation from this.
Fig. 14 shows the measured input data sensitivity and
clock phase margin in comparison with conventional static
and dynamic decision IC’s. The new decision IC covers the
operating range from 8 to beyond 24 Gb/s. At 20 Gb/s, the
clock phase margin was still over 200 and the data sensitivity
was less than 80 mV. At 24 Gb/s, the clock phase margin was
still over 150 and the data sensitivity was less than 200 mV.
This is the result of the advanced circuit design. We achieved
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(a)
(b)
Fig. 12. Output eye patterns of the super-dynamic decision IC at (a) 20 Gb/s
and (b) 24 Gb/s showing retiming capability. The lower trace in (a) is the result
for the super-dynamic decision IC with conventional clock buffer circuit.
Fig. 13. Output eye patterns of the super-dynamic decision IC for a
150-mVp-p data input at 20 Gb/s.
Fig. 14. Measured input data sensitivity and clock phase margin of the
super-dynamic decision IC in comparison with conventional decision IC’s.
the FF speed improvement in good agreement with the circuit
simulation.
Fig. 15 shows the input level sensitivity of the frequency
divider. A wide operating range from 9 to 26 GHz was
achieved under a 1-Vp-p clock input condition. Self-oscillation
frequency was 20.9 GHz. Fig. 16 shows the measured input
and output waveforms for a 26-GHz, 1-Vp-p input. Even at
the highest frequency, a sufficient output voltage swing of
900 mV is obtained.
Fig. 15. Measured input level sensitivity of the super-dynamic frequency
divider in comparison with a conventional static frequency divider.
Fig. 16. Input (upper) and output (lower) waveforms of the super-dynamic
frequency divider at a 26-GHz, 1.0-Vp-p input.
Fig. 17. Super-dynamic decision IC mounted on a 20-GHz bandwidth,
28-pin quad-flat-lead package.
Both of the chips provide a sufficient speed margin for 10- to
20-Gb/s systems with enough speed margin. As for the power
supply, we also confirmed that both chips operated normally
at/below 20 Gb/s when the supply voltage was 3.5 V.
Each IC was mounted on a 20-GHz bandwidth, 28-pin quad-
flat-lead package [14]. A top view of the packaged decision
chip without the top cover is shown in Fig. 17. Because of the
bandwidth limit of the package, the maximum operating speed
drops slightly, but no performance degradation was observed
at clock rates below 21 GHz. The packaged samples showed
a good operating margin against the power supply voltage.
Error-free operation with clear eye opening was confirmed at
the power supply voltages down to 3.5 V.
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V. CONCLUSION
We proposed a novel super-dynamic FF circuit along with a
wideband clock buffer circuit. A source-coupled negative feed-
back pair introduced in the latching circuit of the FF improved
the operating speed by 30% over conventional dynamic FF’s.
A super-dynamic decision IC and a 1/2 frequency divider IC
were fabricated using 0.2- m GaAs MESFET’s. To enhance
the clock buffer bandwidth, which degrades the retiming
performance at high bit rates, a two-stage inductor-peaking
differential buffer with an ac-coupled resistive level shifter
was designed. The fabricated chips demonstrated excellent
high-speed performances up to 24 Gb/s and 26 GHz. The
proposed circuit is well-suited to 20-Gb/s applications using
production-level GaAs MESFET processes. The results also
indicate that a 40-Gb/s class FF can be fabricated using FET’s
with a 100-GHz .
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